介绍配置曼彻斯特编码器 译码器的VHDL和Verilog源代

This application note provides a functional description of VHDL and Verilog source code for a

Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code

can be compiled into either the Xilinx XC9572 or XCR3064XL CPLD. To obtain the VHDL (or

Verilog) source code described in this document, go to section "VHDL (or Verilog) Code

Download" on page 6 for instructions.

更多编码器知识请访问http://www.elecfans.com/zhuanti/20111111242149.html