Compact 0.3 to 1.125GHz self biased phase locked loop for system on chip clock g
Compact 0.3-to-1.125GHz self-biased phase-locked loop for system-on-chip clock generation in 0.18μm CMOS
下载地址
用户评论
