FIRRTL_spec_2020Oct_EditionPDF.7z
The ideas for FIRRTL (Flexible Intermediate Representation for RTL) originated from work on Chisel, a hardware description language (HDL) embedded in Scala used for writing highly-parameterized circuit design generators.
下载地址
用户评论
