This Getting Started Guide presents information about integrating the VC VIP for APB (referred to as VIP) into testbenches that are compliant with the SystemVerilog Universal Verification Methodology (UVM). You are assumed to be familiar with the AMBA APB protocol and UVM.
