Wideband Power Divider Miniaturized by Combining CRLH ZOR

Name: Wideband Power Divider Miniaturized by Combining CRLH ZOR
Rating: 4.5 (50 reviews)
Author: u651223406

上传者：u651223406 2019-07-25 14:35:36上传 PDF文件 468.44KB 热度 50次

Wide-bandPowerDividerMiniaturizedbyCombiningCRLHZOR，功率分配器

下载地址

用户评论

更多下载

下载地址

立即下载

用户评论

Wideband Power Divider Miniaturized by Combining CRLH ZOR

Wide-bandPowerDividerMiniaturizedbyCombiningCRLHZO...

大小：0B | 2019-07-25 14:35:36
A wideband planar printed antenna based on complementary CRLH structures

In this paper, we demonstrated a wideband planar a...

大小：556KB | 2021-02-15 17:34:01
A Balanced to Balanced Power Divider With Wide Bandwidth

A Balanced-to-Balanced Power Divider With Wide Ban...

大小：707KB | 2021-02-07 13:42:06
A Balanced to Unbalanced Microstrip Power Divider With Filtering Function

A Balanced-to-Unbalanced Microstrip Power Divider ...

大小：2.21MB | 2021-02-07 13:42:06
Novel Compact Dual Band Rat Race Coupler Combining Fractal Geometry and CRLH TLs

Novel Compact Dual-Band Rat-Race Coupler Combining...

大小：573KB | 2021-04-22 02:34:45
Compact power divider based on composite right left handed transmission line

A miniaturized power divider based on composite ri...

大小：458KB | 2021-02-22 15:05:17
WeighUpBlazor源码

WeighUpBlazor

大小：451KB | 2021-02-23 05:54:57
A High Efficiency and Wideband Doherty Power Amplifier for5G.pdf

国外硕士毕业论文，AHighEfficiencyandWidebandDohertyPowerAmp...

大小：0B | 2020-06-10 04:10:45
Clock Divider VHDL

Example of Clock Divier Example on VHDL

大小：2KB | 2021-05-04 04:13:26
Divider.zip

主要介绍LinearLayout中分隔线的使用方法,包括Divider使用view/shape/图片...

大小：0B | 2019-10-06 02:42:12
Design of a complex divider

We describe a hardware-oriented design of a comple...

大小：158KB | 2021-04-22 01:44:56
vhdl_divider

vhdl除法器及testbench文件，已经调试好,下载下来直接在modelsim下面就可以仿真出波...

大小：0B | 2019-09-27 15:39:53
miniaturized dual mode bandpass

滤波器小型化的创新性思路,利用双模谐振腔实现小型化。

大小：0B | 2019-07-25 14:35:28
DividedBox divider简单实践

NULL 博文链接:https://icediv.iteye.com/blog/385552

大小：14KB | 2020-09-15 04:54:08
single_clock_divider

一个除法器FPGA硬件的实现，一个时钟周期，包括代码和文档。

大小：0B | 2019-05-31 10:04:05
divider_x.v

基于verilog的无符号除法，位宽可自定义，相较于官方提供的IP核，具有低时延、高效率、资源占用低...

大小：2KB | 2020-07-25 10:35:23